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Abstract: The use of tracking information at the trigger level in the LHC Run II period is crucial
for the trigger and data acquisition system and will be even more so as contemporary collisions
that occur at every bunch crossing will increase in Run III. The Fast TracKer is part of the ATLAS
trigger upgrade project; it is a hardware processor that will provide every Level-1 accepted event
(100 kHz) and within 100µs, full tracking information for tracks with momentum as low as 1GeV.
Providing fast, extensive access to tracking information, with resolution comparable to the offline
reconstruction, FTK will help in precise detection of the primary and secondary vertices to ensure
robust selections and improve the trigger performance.
Keywords: Trigger concepts and systems (hardware and software); Pattern recognition, cluster
finding, calibration and fitting methods; Trigger algorithms; Data reduction methods
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1 Introduction
The Large Hadron Collider (LHC) in Run-I, using only a fraction of the full LHC potential, was
remarkably successful: the Higgs boson’s discovery [2, 3] and strong limits on new physics phenom-
ena. After a shut-down period of almost 2 years, the LHC will be able to provide 13 TeV collisions,
almost twice the energy of the previous run, expecting to collect a luminosity of 40–60 fb−1 per year,
therefore increasing the discovery potential of the experiment. Greater instantaneous luminosity
will provide an average number of contemporary collisions (pileup) up to 80. In order to achieve
the required on-line data reduction in the trigger and data acquisition system (TDAQ), the LHC
experiments are expected to increase the use of silicon detector information, reconstructing the track
trajectories close to the interaction points, and allowing to distinguish between the contribution of
each pileup collision. For this reason, the ATLAS experiment [1] has decided to include, within the
existing multilevel trigger architecture, an electronic system designed to perform full track recon-
struction from the hits observed in the Inner Detector (ID). The Fast TracKer (FTK) [4] processor
will receive the ID data for each event accepted by Level-1, up to 100KHz, and it will reconstruct
charged-particle tracks with pT > 1GeV, within the full tracker acceptance. This is expected to be
of great importance for the high level trigger (HLT) computing farm, it will free resources and be
more efficient on event topologies which are difficult to identify while maintaining a large rejection
of the backgrounds.
1.1 FTK challenges
For every event passing the Level-1 Trigger, FTK performs a hardware-based track reconstruction
based on hit information from all channels of the ATLAS silicon detectors. The resulting tracks
are sent to the HLT to be used in the software algorithms. In order to cope with event rates of up
to 100 kHz the tracking performed by FTK has to be several orders of magnitude faster than offline
tracking. Hence, the processing of the data is organised as parallel as possible. The signals from
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Figure 1. Functional sketch of FTK. AM is the Associative Memory, DO is the Data Organizer, FLIC is the
FTK-to-Level-2 Interface Crate, HW is the Hit Warrior, ROB is the ATLAS Read Out input Buffer, ROD is
a silicon detector Read Out Driver, and TF is the Track Fitter. Second Stage Fit is referred to as the Second
Stage Board elsewhere in the document.
the detector volume are split into 64 regions, so-called towers, which are processed independently.
Further, the data volume is decreased as much as possible by a custom clustering algorithm defining
“hits" which are considered later on instead of the full pixel/strip information. In addition, the hit
information is re-binned into coarse-resolution “superstrips" whenever appropriate.
FTK performs the tracking in two steps. At first, track candidates are identified by comparing
the fired superstrips to predefined trajectories stored in memory. Such a “pattern" refers to a list of
superstrips describing the trajectory of a simulated particle as it traverses the detector layers. These
track candidates at coarse resolution (roads) seed a high resolution track fitting done by FPGAs.
By considering only hits from the road the combinatorics is significantly reduced and hence makes
the fit itself is much faster. The pattern matching procedure is implemented in a custom associative
memory (AM) chip designed to perform it at very high speed. It allows to compare the incoming
data simultaneously to all stored patterns. The parameters of the pattern matching can be adjusted.
Narrow roads permit fast track fitting but require many patterns to be stored and searched in AM.
Wide roads, on the other hand, allow for fewer patterns stored but the increased combinatorics
within the matched roads slows down the track fitting. This choice is optimised by implementing
the feature of variable resolution of the roads via ternary bits in the AM logic [5]. Furthermore, the
number of matching layers is programmable.
The track parameters evaluation has been reduced to a set of scalar products. The same fitting
formula, with different coefficients and numbers of coordinates, is used in coarse 8-layer pattern
matching and fitting as well as during the second stage 12-layer fit. A missing layer is allowed in
both stages.
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Figure 2. The pictures show a fully stuffed DF board (left), with 4 FTK_IM installed. The right picture
shows a detailed view of the a FTK_IM prototype, with the two FPGAs close to the FMC connector. The
DF is able to receive 16 fibers.
2 The FTK hardware processing chain
All the functionalities mentioned in the previous section are implemented in specific electronic
boards and cards, designed using VME and ATCA standards. The final system will have about
8000 AM chips and 2000 FPGAs, from different vendors and of different models. This huge
computing power will be distributed on 32 data formatter (DF) boards, 128 associative memory
boards-serial link processors (AMBSLP or AMB) and auxiliary cards (AUX), 32 second stage
boards (SSB), and 2 FTK to Level-2 interface cards (FLIC). A description of each board type is
presented in the following sub-sections.
2.1 Clustering reconstruction and data formatting
A complete sketch of the FTK system can be seen in figure 1. The entry point of the system is
composed of 32 ATCA boards called Data Formatters (DFs, see figure 2) [6]. Each DF receives
data from the ATLAS inner detector read-out drivers (RODs) through up to 4 daughter cards, the
FTK input mezzanine (FTK_IM). Each FTK_IM (see figure 2 b) receives up to 4 fibers, with a data
bandwidth of 2 Gbps for each one. All FTK_IMs will receive in total 380 links, equivalent to about
750Gbps of raw ID data. The goal of the FTK_IM is to find clusters in incoming data performing
a major data reduction while at the same time improving track reconstruction precision [7].
The DF board geometrically organizes the incoming clusters. This board arranges the clusters
in η − φ projective towers, with a dimension of δφ × δη ∼ 32◦ × 1.2, and in logical layers to
be sent to the core crates. Each DF is expected to provide data to 4 core processors and 1 SSB
board, equivalent to 2 FTK towers, with the possibility to send data to other DF boards in case the
clusters belong to towers not served by the current DF. The connection with the processing units
uses optical links placed on the RTM module. The connection with other DF boards on the same
– 3 –
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Figure 3. The two pictures show a fully loaded AMBSLP board, with 4 LAMB cards installed for a total of
64 AM chips. Although the AM chips are not visible as they are mounted on the card, the socket footprint is
clearly visible. The right picture shows an AUX card with the 4 Altera Arria V FPGAs, which are used for
the linear fit.
crate exploits the full-mesh backplane. The DF boards are distributed in multiple ATCA shelves
and the inter-shelf communication is guaranteed by an extra link on the RTM. Summarizing the
amount of data passing through the DF, each board receives up to 32Gbps from the ID RODs, about
30Gbps of data are sent to the core processors, while 40Gbps of data can be sent to other DFs in
the same shelf and about 25Gbps to the DF in other shelves.
2.2 Processing Units
The central part of the FTK pipeline is the system composed by the pair of AM andAUX cards called
collectively a Processing Unit (figure 3). The two boards perform the pattern matching and the
first stage fit, which are the most computationally intensive steps of the pipeline. Data are received
by the AUX card through SFP connectors, already organized by layers. Two main functionalities
are implemented within the card: the data organizer (DO) and track fitter (TF). The DO is a smart
database organizing all clusters according to a coarse resolution position identifier, the super-strip
(SS). The SS is sent to the AM (called also AMBSLP) system for the pattern matching. The TF
receives the list of found roads from AMBSLP as well as the clusters associated to them from DF.
According to the SS content of each road, the clusters are retrieved by the DO; the packet of hits
belonging to each road are then sent to the TF. The TF builds all combinations of clusters in a road,
with 1 cluster per layer, evaluating the χ2 and then sends all good candidate tracks to the next board,
the SSB. The AUX computation is distributed in 6 identical Altera Arria V FPGAs: 4 are devoted
to the track fitter, while the other 2 respectively control the input and the output.
The AM board receives the SSs from the AUX and sends them to the AM chips. Internally,
data are replicated to reach all the chips at the same clock cycle. The board is controlled by 4
FPGAs: 2 Xilinx Artix 7 which control the input and output logic, one Spartan 6 FPGA controlling
– 4 –
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Figure 4. The left picture shows a recent prototype of the SSB. In the center of the board, the 4 FPGAs
devoted to the final track fit are clearly visible. The right picture shows a FLIC board.
the VME interface, and 1 Spartan 6 FPGA controlling the state of the board. The pattern matching
function is done by 64 AM chips installed on 4 LAMBs.
Summarizing the data throughput, the AUX receives data at 6.4Gbps from the DF and it has
a 6.4Gbps data channel toward the SSB. They are connected by P3, in which high speed serial
links guarantee 12Gbps as input from the AUX to the AMBSLP, and 16Gbps as output from the
AMBSLP to the AUX.
2.3 Second Stage Board and interface to HLT
The track candidates coming from the AUX card do not exploit the full precision of the ATLAS
ID because they do not use some of the layers. The SSB shown in figure 4) improves the helix
parameter resolution from 8-layer track fits using 12-layer fits and removes duplicate tracks. Each
SSB receives the output from 4 AUX cards, the stereo SCT hits and IBL hits for the 2 η − φ towers
associated with those AUX cards from the DF system. The maximum amount of data that are
expected from the SSB is 6.4Gbps/AUX, for a total of 25Gbps. The board also shares track data
among other SSBs for overlap removal and merges FTK data within a core crate for output to the
FTK Level-2 Interface via two fiber-optic connections with 3Gbps for each one.
The SSB primary functions are:
• Extrapolator which uses 8-layer track information to compute likely positions of hits in the
other 4 layers for use in 12-layer track fitting.
• Track Fitter (TF)which determines best-fit helix parmeters from hits in roads using 12 silicon
layers.
• Hit Warrior (HW) which removes duplicate tracks based on a requisite number of common
hits and χ2.
In the current design, these functions are implemented in firmware loaded into separate Virtex 7
Xilinx FPGAs on each SSB.
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Since the FTK towers have a generous overlap at the boundaries, a large number of duplicated
tracks are found in these areas; in order to perform a cross tower duplicate removal, the output tracks
are first moved to the SSB of the next tower, then sent to the system final board: the FLIC board.
The FLIC board’s goal is to collect reconstructed tracks information from the SSB, reduce the
data volume and convert them into a format compatible with the HLT software. The FLICs system
has a total input and output maximum bandwidth of 32Gbps.
3 Stage of integration and commissioning schedule
The FTK system is in a very advanced development status. All boards have either the green light
for production or the production already started. The key component of the pattern matching, the
AMChip06, has been submitted for production, and the first few thousand chips are expected to be
released in November 2015. A first full slice test is being carried out, testing all the pipeline and
the firmware of each board. The full slice is expected to be fully functional by the end of 2015.
At the same time the installation of few boards in U.S.A. 15 in the ATLAS underground counting
room has been started (1 DF and 4 IMs plus the FLIC). The DF is connected to the ATLAS data
taking system and the IMs have received the first real data in August.
A fully working system, which will be able to reconstruct tracks in the whole barrel region, is
expected early in 2016, with full inner detector coverage by the summer of 2016. The commissioning
of the complete system (128 AM boards) is expected in 2018, but it can be anticipated if the
luminosity provided by the LHC increases faster than expected.
4 Conclusions
The ATLAS FTK processor will be able to provide high quality tracks to the HLT algorithms at full
Level-1 rate. Thanks to this information the HLT will be more efficient in collecting evens with τs
or b jets [4]. The hardware is ready for production and a first complete slice is being tested. The
first production of boards is expected to cover the barrel region, with |η | < 1, by spring 2016, and
full η coverage by the end of 2016.
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